



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/803,011	03/17/2004	Babak A. Taheri	5298-18200	4386
35617	7590	12/09/2005	EXAMINER	
DAFFER MCDANEIL LLP			HUR, JUNG H	
P.O. BOX 684908			ART UNIT	
AUSTIN, TX 78768			PAPER NUMBER	
			2824	

DATE MAILED: 12/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/803,011	Applicant(s) TAHERI ET AL.	
	Examiner Jung (John) Hur	Art Unit 2824	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-5, 8-17 and 19-25 is/are rejected.
- 7) ☒ Claim(s) 6, 7 and 18 is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 17 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. ____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>9/26/05</u> . | 6) <input checked="" type="checkbox"/> Other: <u>search history</u> . |

DETAILED ACTION

1. Claims 1-25 are pending in the application.

Information Disclosure Statement

2. Acknowledgment is made of applicant's Information Disclosure Statement (IDS) Form PTO-1449, filed 26 September 2005. The information disclosed therein has been considered.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1, 3-5, 20, 21 and 23-25 are rejected under 35 U.S.C. 102(b) as being anticipated by Cuevas (U.S. Pat. No. 5,097,449).

Regarding claim 1, Cuevas, for example in Fig. 1, discloses a circuit comprising: a latch (42); and a storage element (within 40) coupled to the latch and, during programming of the storage element, the storage element avoids forwarding current from the storage element into the latch (since the voltages for Q and /Q are connected to the gate of the transistors 53 and 51).

Regarding claims 3-5, Arakawa further discloses that the circuit is formed using a fabrication process that avoids additional steps or features needed to accommodate programming voltages that exceed twice the voltages on the latch (i.e., because the latch 42 and the storage element within 40 are essentially isolated via gate connections at the transistors 53 and 51, any

Art Unit: 2824

additional features for the latch to accommodate any large voltage/current from the storage element are not needed);

wherein the latch comprises a pair of cross-coupled inverters (the configuration of 42); further comprising a pair of pass-gate transistors (41 and 41') coupled to a data bus (D and /D) to forward true and complementary bit values onto respective ones of the pair of cross-coupled inverters (see Fig. 1).

Regarding claim 20, Cuevas, for example in Fig. 1, discloses a method for programming a programmable storage element (within 40), comprising: latching a voltage value from a data bus (D and /D) onto an output of a pair of cross-coupled inverters (42); forwarding the latched voltage value onto a gate of a selecting transistor (53 or 51) to activate the selecting transistor; and driving current (to program the floating nodes 21) from the programmable storage element through the activated selecting transistor to a ground supply conductor (see Fig. 1 which shows 53 and 51 providing paths to ground Gnd depending on the gate voltages).

Regarding claims 21 and 23-25, Cuevas discloses that said forwarding comprises placing the voltage value that is greater than a threshold voltage above a ground supply onto the gate of the selecting transistor whose source terminal is coupled to the ground supply via the ground supply conductor (see 53 and 51 connections in Fig. 1);

wherein said driving comprises sending current across a gate oxide of a programmable transistor (including the floating nodes 21) that forms the programmable storage element and through the source-to-drain path of the selecting transistor (53 or 51) having a gate oxide

dissimilar than the gate oxide of the programmable transistor (since the gate oxide of the programmable transistor involves tunneling, while that of the selecting transistor does not);

wherein said driving comprises sending current from the programmable storage element through a path (the ground path through the transistors 53 or 51) outside the pair of cross-coupled inverters (i.e., no current from the storage element within 40 flows through the latch 42);

wherein said latching comprises maintaining the voltage value onto the output (Q and /Q) of the pair of cross-coupled inverters (42) after the voltage value from the data bus (D and /D) terminates (inherent property of the cross-coupled inverters).

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cuevas (U.S. Pat. No. 5,097,449) in view of Ahn et al. (U.S. Pat. No. 6,297,103).

Regarding claim 2, Cuevas discloses a circuit as recited in claim 1, with the exception of the circuit being formed using a fabrication process capable of forming sub one-quarter micron features.

Ahn discloses a fabrication process capable of forming sub one-quarter micron features (see for example column 2, lines 33-41).

Since sub one-quarter micron fabrication process was well known in the art (as disclosed in Ahn), it would have been obvious at the time the invention was made to a person having ordinary skill in the art to form the circuit of Cuevas using a fabrication process capable of forming sub one-quarter micron features, for the purpose of reducing the size of the circuit elements and thus increasing the circuit density on a substrate.

7. Claims 8 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cuevas (U.S. Pat. No. 5,097,449) in view of Naura et al. (U.S. Pat. No. 5,999,447) and Casper et al. (U.S. Pat. No. 5,812,477).

Regarding claim 8, Cuevas discloses a circuit as recited in claim 1, with the exception of the storage element comprising a one-time programmable storage element.

Naura discloses one-time programmable (OTP) storage elements in non-volatile memory devices (see for example column 1, lines 11-40).

Casper, for example in Fig. 3, discloses a pair of complementary antifuses (100 and 102; see also Figs. 4-6) as OTP storage elements (antifuses are inherently OTP).

Since Casper's antifuses and Cuevas' EEPROMs have similar programming circuits and operations (for example, in Casper, Fig. 3, the programming ground paths for the storage elements are provided through a pair of transistors 130(a)-(b) controlled by data voltages on their gates, similar to that disclosed in Cuevas, Fig. 1; see also Casper, column 4, lines 8-32), it would have been obvious at the time the invention was made to a person having ordinary skill in the art to substitute Cuevas' EEPROM storage elements with a pair of complementary OTP antifuses (similar to those of Casper), for the purpose of storing permanent information that is written once

Art Unit: 2824

and that cannot be easily overwritten or erased, such as manufacturing batch number, the data of manufacture, etc. (see for example Naura column 1, lines 11-40).

Regarding claim 9, the above Cuevas/Naura/Casper combination further discloses that the one-time programmable storage element comprises a dielectric that (i) upon receiving a programming voltage differential across the dielectric a relatively low resistive path will occur to a power supply, and (ii) upon receiving a non-programming voltage differential across the dielectric a relatively high resistive path will occur to the power supply (inherent in antifuses; see also Casper, column 1, lines 21-29).

8. Claims 10, 12, 13 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cuevas in view of Naura et al. and Casper et al. as applied to claims 1, 3-5, 8 and 9 above, and further in view of Kothandaraman (U.S. Pat. No. 6,617,914).

Regarding claims 10, 12, 13 and 19, the above Cuevas/Naura/Casper combination discloses a one-time programmable latching circuit as recited in claims 1, 3-5, 8 and 9, with the exception of the storage elements including a pair of storing transistors having a gate oxide thickness dissimilar from a gate oxide thickness of any of the set of latching transistors.

Kothandaraman, for example in Figs. 1 and 3, discloses a MOSFET (a transistor) configured as an antifuse (or as a storing transistor) (see also column 1, lines 20-42 and column 3, lines 3-19).

Since use of MOSFET structures for antifuses (or storing transistors) was common and well known in the art (as exemplified in Kothandaraman), it would have been obvious at the time

Art Unit: 2824

the invention was made to a person having ordinary skill in the art to use MOSFET-based antifuses (or storing transistors) in the circuit of the above Cuevas/Naura/Casper combination, as an art-recognized equivalent antifuse structure, with a gate oxide thickness dissimilar from a gate oxide thickness of any of the set of latching transistors, since discovering the optimum or workable ranges, or an optimum value of a result effective variable (e.g., the gate oxide thickness of the storing transistor antifuse, depending on the desired programming voltage) involves only routine skill in the art.

9. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cuevas in view of Naura et al., Casper et al. and Kothandaraman as applied to claim 10 above, and further in view of Ahn et al. (U.S. Pat. No. 6,297,103).

Regarding claim 11, the above Cuevas/Naura/Casper/Kothandaraman combination discloses a one-time programmable latching circuit as recited in claim 10, with the exception of the circuit being formed using a fabrication process capable of forming sub one-quarter micron features.

Ahn discloses a fabrication process capable of forming sub one-quarter micron features (see for example column 2, lines 33-41).

Since sub one-quarter micron fabrication process was well known in the art (as disclosed in Ahn), it would have been obvious at the time the invention was made to a person having ordinary skill in the art to form the circuit of the above Cuevas/Naura/Casper/Kothandaraman combination using a fabrication process capable of forming sub one-quarter micron features, for

Art Unit: 2824

the purpose of reducing the size of the circuit elements and thus increasing the circuit density on a substrate.

10. Claims 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cuevas in view of Naura et al., Casper et al. and Kothandaraman as applied to claims 10 and 13 above, and further in view of Roohparvar et al. (U.S. Pat. No. 6,141,247).

Regarding claims 14 and 17, the above Cuevas/Naura/Casper/Kothandaraman combination discloses a one-time programmable latching circuit as recited in claims 10 and 13, and further discloses a selection circuit that includes gates of a pair of selecting transistors (53 and 51 in Fig. 1 of Cuevas, or equivalently 130(a)-(b) in Fig. 3 of Casper, in the combination) coupled to inputs of the pair of cross-coupled transistors (within 42 in Fig. 1 of Cuevas).

The above Cuevas/Naura/Casper/Kothandaraman does not disclose a pair of programming transistors with source-to-drain paths coupled between the inputs of the pair of cross-coupled transistors and the gates of a pair of selecting transistors, or a holding transistor coupled between each of the two pair of latching transistors to maintain a latched voltage value on the output of the pair of cross-coupled inverters during times when the holding transistor is activated.

. Roohparvar, in Figs. 1 and 2, discloses a pair of programming transistors (24 and 26 in Fig. 1) with source-to-drain paths coupled between inputs of a pair of cross-coupled transistors (within 12) and storage elements (within 10), and a holding transistor (to control V_{sup} in Fig. 1; see also Fig. 2) coupled between each of the two pair of latching transistors (in 12) to maintain a latched voltage value on the output of the pair of cross-coupled inverters during times when the

Art Unit: 2824

holding transistor is activated (i.e., when V_{sup} is at a high voltage to render the latch functional; see Figs. 1 and 2).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to modify the circuit of the Cuevas/Naura/Casper/Kothandaraman combination by including a programming transistor between the latch and the storage element, such that the voltage value would be placed onto the gate of the selecting transistor during times when a source-to-drain path of a programming transistor is activated via a programming voltage placed on a gate of the programming transistor, and a holding transistor between each of the two pair of latching transistors, such that a latched voltage value on the output of the pair of cross-coupled inverters would be maintained during times when the holding transistor is activated (as in Roohparvar), for the purpose of providing a greater flexibility in controlling the transfer of data between the latch and the storage element for programming and other operations (see for example Roohparvar, Fig. 2).

Regarding claims 15 and 16, the above Cuevas/Naura/Casper/Kothandaraman/Roohparvar combination further discloses that the programming transistors include a gate terminal adapted to receive a programming voltage (CN in Figs. 1 and 2 of Roohparvar) and, upon receiving the programming voltage, one of the programming transistors causes a binary value on the data bus (via Q and \bar{Q} in Fig. 1 of Cuevas) to be placed on a gate of one of the pair of selecting transistors (53 and 51 in Fig. 1 of Cuevas, or equivalently 130(a)-(b) in Fig. 3 of Casper, in the combination) causing programming current to flow from one of the pair of storage elements (100 and 102 in Fig. 3 of Casper), through one of the pair of selecting transistors, and

Art Unit: 2824

directly to a ground supply conductor configured within the latching circuit outside the latch (see Fig. 1 of Cuevas or Fig. 3 of Casper).

11. Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cuevas (U.S. Pat. No. 5,097,449) in view of Roohparvar et al. (U.S. Pat. No. 6,141,247).

Regarding claim 22, Cuevas discloses a method as recited in claim 20, with the exception of said forwarding step comprising placing the voltage value onto the gate of the selecting transistor during times when a source-to-drain path of a programming transistor is activated via a programming voltage placed on a gate of the programming transistor.

Roohparvar, in Figs. 1 and 2, discloses a source-to-drain path of a programming transistor (24 or 26 in Fig. 1) being activated via a programming voltage (CN) placed on a gate of the programming transistor (see the program cycle in Fig. 2).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to modify the method of Cuevas by including a programming transistor between the latch and the storage element, such that the voltage value would be placed onto the gate of the selecting transistor during times when a source-to-drain path of a programming transistor is activated via a programming voltage placed on a gate of the programming transistor (as in Roohparvar), for the purpose of providing a greater flexibility in controlling the transfer of data between the latch and the storage element for programming and other operations (see for example Roohparvar, Fig. 2).

Allowable Subject Matter

12. Claims 6, 7 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

Regarding claims 6 and 7, the prior arts of record do not disclose or suggest a circuit as recited in claim 6 or 7, and particularly, the source-to-drain path of the selecting transistor is coupled between a ground supply and through a blocking transistor to the storage element, or a blocking transistor having a source-to-drain path coupled between the storage element and through a programming transistor to an output of the latch.

Regarding claim 18, the prior arts of record do not disclose or suggest a latching circuit as recited in claim 18, and particularly, the pair of one-time programmable storage elements comprising a margin-testing transistor coupled to vary current from the pair of storage elements read as a voltage differential at an output of the pair of cross-coupled inverters.

Conclusion

13. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Arakawa (U.S. Pat. No. 4,878,203)

Arakawa (U.S. Pat. No. 5,029,132)

Herd et al. (U.S. Pat. No. 5,602,776)


Art Unit: 2824

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jung (John) Hur whose telephone number is (571) 272-1870.

The examiner can normally be reached on M-F 6:30 AM - 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Jung (John) Hur
Patent Examiner
Art Unit 2824

jhh